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SECTI0N I
INTRODUCTION AND SUMMARY
The work presented in this report vras performed under Contract No.
NAS5-2089** to develop a solid state Ku-fyand spacecraft transmitter. The
performance design goals for the transmitter are summarized in Table I.
Development of a multistage reflection-^ype amplifier was selected as the
approach to be followed for achieving the goals. It was determined that
GaAs IMPATT and Schottky-Read diodes we^e the only solid state microwave
devices available with performance characteristics compatible with the program
requirements of 5 W power output at an overalI transmitter efficiency of 10%.
A microwave integrated circuit implementation of the circulator and impedance
J
matching network functions was established as the means of realizing the
small transmitter volume.
The first phase of the program, which ended with the delivery of a bread-
board model nine months after contract award, included: Schottky-Read diodej
design and fabrication, microstrip circuit and circulator optimization, pre-
amplifier development, power amplifier development, and a dc-to-dc converter
design. The Schottky-Read diode design jtask included the effort involved in
the epitaxial growth of the Read profile in GaAs and the fabrication technology
associated with multiple-mesa plated heat sink diodes. The rf transmitter
design task included work in three functional areas. The first was concerned
with the design of broad bandwidth MIC circulators at Ku-band for use with
IMPATT and Schottky-Read diodes to formjreflection-type amplifier stages. The
second was associated with the integration of three amplifier stages to create
a preamplifier producing 36 dB of gain at input signal levels of -20 dBm or
less. The third area represented a significant design challenge in the require-
ment to operate high power, high efficiency Schottky-Read diodes in a power
TABLE I
Transmitter Design Goals
Parameter
Center frequency
Bandpass (1 dB)
Bandpass ripple
Gain
(threshold to -30 dBm)
(-20 dBm)
(rate of change)
Intermodulation products
(for two -33 dBm cw signals
separated by 10 MHz)
Maximum power available
Operating temperature range
Spurious radiation
Cool ing
Total volume
Connectors
General
Specification
13.525 GHz
13.^ 00 to 13.650 GHz
±0.k dB maximum
63 dB minimum
57 dB minimum
<; 0.2 dB/10 MHz
< \k dBm at ful1 gain
50 W at 28 ± 1 V dc
(negative terminal ground)
0 to 50°C
< -20 dBm
Conducting heatsink only
1000 cm maximum
Waveguide or OSM
Rugged, lightweight, capable of long-
term unattended operation (space
qualification not required)
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amplifier configuration with 21 dB of gain at an output power of 5 W. The
spacecraft transmitter also included a dc-to-dc converter to step up the
nominal 28 volt dc supply to the value of 55 volts required for IMPATT and
Schottky-Read diode operation. The design of the converter was an integral
part of the first phase of the program.
'
A major part of the program was devoted to the task of GaAs materials
growth and Read diode design and fabrication. Several slices produced
devices that meet the performance criterion of greater than 2 W output power
of 20% or greater efficiency. Material
also processed in a multiple mesa configuration to provide the 4 W device
capability required for the final stage
from one or two of these slices was
of the power amplifier. A Ku-band
MIC circulator was designed and successfully incorporated in a three-stage
reflection-type amplifier. The amplifier meets the performance specifica-
tions for the transmitter preamplifier (36 dB gain with a 1 dB bandwidth of
400 MHz). A single-stage Schottky-Read amplifier capable of 2 W cw output
power with 6 dB gain and 22.4% power-added efficiency has been demonstrated
at the frequency band of the transmitter!. A single-stage, double-mesa Read
amplifier was built that delivered 5.9 Wj with 4 dB gain at 22% efficiency at
13.5 GHz. A similar amplifier was used as the fourth stage (output) of a
power amplifier that had 21 dB gain with; an output power of 4.5 W. When this
four-stage power amplifier was cascaded with a preamplifier, a total gain of
56.5 dB was obtained. A breadboard transmitter with an integral dc power
supply that accepts 28 ± 1 V was deliverjed at the end of Phase I. The output
power of this transmitter was 3 W with 55 dB gain over the required frequency
band. The input power level was 45 W, and the module volume was 991 cm .
mpdificatiiAt the end of Phase I, a contract o on was proposed and approved
to redirect the program effort toward finding solutions to certain technical
problems uncovered during Phase I of the program. At the end of the contract,
an improved breadboard transmitter modulje was delivered in place of the two
spacecraft transmitters originally scheduled.
The Phase II breadboard transmitter module delivered at the end of the
contract is capable of providing a smaU signal gain in excess of 60 dB and
a compressed gain of k8 dB at an output power of 2 W across the 13.^  to 13.65
GHz frequency band. Due to the lack of.suitable high-power, high-efficiency
!
diodes near the end of Phase II, the 5 W output power goal was not reached
for the Phase II model. However, some design improvements were made with
regard to the other aspects of the transmitter operation. The most notable
improvement of the Phase II model was the incorporation of a power supply
squelch circuit to ensure unconditionally stable operation of the transmitter.
The remainder of this report is organized as follows. Device design and
materials growth are discussed in Section II. The overall design considerations
for the spacecraft transmitter are covered in Section III. Section IV sum-
marizes conclusions drawn from the results of the experimental and theoretical
investigation carried out during this contract period and recommendations for
•
future work.
SECTION II__•_
READ DIODE FABRICATION
The fabrication of GaAs Read diode:
be a major impediment to successful desi
for Ku-band operation has proved to
gn and testing of the spacecraft
transmitter. This unforeseen difficulty received extensive investigation
throughout the program. Materials preparation and device fabrication techniques
and procedures have been critically evaluated, and no item that would
singularly limit performance has been identified. In this section, the device
i
design principles, materials growth procedures, and device fabrication
•
techniques are briefly reviewed. A discussion of the measurable device
parameters as related to these designs and techniques is presented, the values
are compared with standards, and potential causes of difficulty are identified.
A. Device Physics
The basic high-low GaAs Read diode'structure is illustrated in Figure l(a),
It consists of a Schottky barrier contact to an appropriately doped n-type
i
epitaxial active layer with an ohmic contact to the heavily doped substrate.
An idealized doping profile for a high-low Read diode is shown in Figure 1(b).
The IMPATT diode differs from the Read in that the doping of the active layer
is uniform at a level n, where n? < n < n. for the same frequency of operation.
When either type of diode is reverse-biased to a sufficiently high level,
avalanche breakdown occurs in a layer adjacent to the Schottky barrier contact
as shown in Figure 1(c) for the Read diode. This results in a charge pulse
that traverses the relatively long drifi region to the ohmic collecting contact.
Read showed that under these conditionsjthe diode exhibits negative resistance
that is maximum at a frequency corresponding to half the inverse transit time,j
A modified version of the expression derived by Read for a diode operating
under these conditions is given by
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Figure 1 Schottky-Read Diode, (a) Diode Structure, (b) Doping Profile,
(c) Electric Field Distribution.
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V
(1)
where V. is the voltage drop across the avalanche region and V_ is the voltage
drop across the drift region. Maximum efficiency is achieved when V. is small.
The equation relating the drift length,
w =l
W, to the operating frequency, f, is
M-m (2)
for a 200°C operating temperature (f is
2
obtained from experimental data.
in GHz), where the constant was
The maximum efficiency obtainable with an IMPATT,diode is significantly
.lower than that for a Read diode because the uniformly doped IMPATT has a rela-
tively wide avalanche region with a correspondingly high value for V.. This
results in a lower value for the th«orei:-Lca4—efficiency calculated from Equation
(1). The reduction in Vfl achieved with the high-low structure can be realizedM
with other doping profiles, most notabH the low-high-low structure, which uses
a thinner, more heavily doped high region buried beneath a lightly dopedi
surface layer. In this structure the highly doped layer terminates the avalanche
region and reduces the field strength irji the drift layer to a value that falls
to zero in a length appropriate to the desired frequency. Experimentally, ef-
ficiencies of 10 to 15% are obtained for uniform GaAs IMPATTS, while efficiencies
in the 20 to 30% range are observed for'both high-low and low-high-low GaAs
Read diodes. This means that in order for the transmitter output power and
maximum dc input power specifications to be met, Read diodes must be used in
the final high-power amplifier stages. JThe diode requirements for the preampli-
fier stages are not critical and can be .satisfied with either type of diode.
A breakdown analysis procedure has been 1 used to evaluate various Read diode
doping profiles to determine the optimum structure for a particular frequency
This approach, which involves applying the avalanche breakdown condition to
specific doping profiles, has proved vefy useful for X-band diodes. In the
calculations, Equation (2) is used to determine the breakdown depletion depth
for the desired operating frequency, wi^h Equation (1) being used to calculate
the efficiency.
:
For the Ku-band calculations, the transit length, W, was taken to be 3.0i -•
M-rn by scaling up in frequency from the transit length required experimentally
for x-band diodes. The calculations were then carried out for a series of
different values for n., n?, and x (seefc Figure 1). A fairly wide range of
n,, n?, x. combinations was calculated to give efficiencies over 20%. As a
1 7 - 3
starting point for the initial materials specification, the values n. =10 cm ,
1 5 - 3
n2 = 5 x 10 ' cm , and x. = 0.^ ^ m were chosen. The calculations show that,
for given values of n. and n_, thevalue
performance is extremely critical. The
desired value is approximately ±5%,
of x. required for optimum microwave
r
 •"••" I
maximum allowable variation about the
less variation being desirable. Since
n. and n_ may vary across an epitaxial 4'ice and from run to run, x. cannot be
precisely specified in advance of the materials growth. For this reason, the
approach used at TI is to grow the high jlayer to a thickness greater than that
i
required for the expected values of n. dnd n2, and then reduce this thickness
by etching until the optimum thickness ijs reached.
It is necessary to consider the power handling capability of the diode as
well as the efficiency in arriving at diode structures that will meet the
transmitter requirements. In a subsectijon that follows, the plated heat sink
i
procedure for diode fabrication is described. This technique incorporates a
"flip-chip" geometry where the Schottky barrier is in direct contact with a
high thermal conductivity heat sink metal. This results in rapid head removal|
and maximum power-handling capability. The plated heat sink approach also
makes it convenient to reduce the diode ithermal resistance still further by
combining several small mesas to give the same total device area and impedance
as a large single-mesa device.
8
B. Gallium Arsenide Materials Growth
Growth of epitaxial GaAs structure^ for the Read diodes was accomplished
with the vapor phase system shown in Figure 2. This system uses the GaAsCl./H_
process, which is generally known to provide the low background impurity TeveTT
that is essential for high mobility epitaxial layer. With a high AsCl. mole
ratio, this process is capable of growing material with background concentra-
13 -3tion below 10 ' cm .
Read diodes require abrupt doping
the low layers. These fast transitions
evel transitions between the high and
were accomplished with a dual deposition
zone reactor, shown schematically in Figure 3. The temperatures of the two
deposition zones are maintained at the ^ame value (760°C); hence, the layers
are grown in both zones under conditions that are very similar with respect to
gas composition and supersaturatioTT;rfje only intentional difference between
the two zones is the steady state dopant partial pressure.! In the upstream
deposition zone a sulfur partial pressurje is established that is suitable for
the growth of the drift layer of the Rea^d structure, i.e., 1 to 10 x 10 cm" .
i
In the downstream deposition region a hijgher dopant partial pressure is maintained
by a separate dopant inlet. Layers grovfn in this region have doping levels
appropriate for the avalanche region ofithe Read structure.
!
External magnetic coupling allows the substrates to be rapidly translated
from one growth region to the other. Because this translation time is short
(approximately two seconds), only a small amount of GaAs is deposited during
the transition, and an abrupt doping levjel is achieved. This approach avoids
gas dispersion and residence time problems associated with the more commonly
used techniques of gas stream switching ior dopant concentration manipulation with
a single gas stream.
9
Figure 2 Epitaxial Growth System with Sliding Substrate Reactor
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The Read structures grown for this(program were the high-low type. An
additional high layer is deposited firs^. This high layer serves as a buffer :
layer, separating the active part of the device from the relatively imperfect
GaAs substrate. This buffer layer is grown in the downstream deposition zone
and therefore has the same doping level as the high layer. Tellurium-doped
GaAs substrate material for this program was purchased from commercial suppliers.
The specifications called for polished sjlices, 0.38 mm (15 mils) thick, oriented
2° off {100} toward the nearest {110} plane; resistivity < 1.5 x 10 ohm-cm;
18 —^ '
and doping level N = 1 to 2 x 10 cm J Immediately before the substrates were
loaded into the reactor, they were etched in an aged solution of 8 parts
H S Q , 1 part h), 1 part H0>
The epitaxial structures were evaluated by the following techniques.
(1) A strip was cleaved from the GaAs slice and etched. The stained cross
section was then inspected with a high-power microscope to determine the
thickness of the deposited layers. (2) |A step-etched sample was tested with
a two-point probe. The breakdown voltage indicated the approximate doping
levels. (3) Gold dots were plated on the step-etched sample, and the carrier
concentration profile was obtained from a commercial profiler. Several profiles
are discussed in detail in Section II.C (See Figures 13, 1^, and 15).
i
The initial series of Ku-band structures was grown to the following
specifications:
Thickness (|j,m) Doping Level (cm )
0.8 1 x 1017
3.0 5 x 101'
1 x 1017
The high layer was always grown to a thickness greater than specified andi
later etched to the desired thickness, ajs discussed in the following section.
In an effort to optimize device performance, a series of epitaxial runs yiats
made, varying the doping of the drift region between 10 cm and 10 cm
and that of the avalanche region between1 5 x 10 cm and 2 x 10 cm . It
is known that the GaAs crystal perfection can be degraded if the tellurium
jo «
concentration approaches 2 x 10 cm . i Higher etch pit densities caused by
Te precipitates have been observed, and these defects can offset the quality
of epitaxial structures. Therefore, experiments were performed with substrate
i O ' _^
slices having a doping level below 10 cm . The increased substrate
resistivity leads to higher device resistance; furthermore, it requires
replacement of the Schottky back contact} with an alloyed contact. No conclusive
I i
evidence could be found for a correlation between substrate doping and device
performance.
Throughout the program, atten-tron-was directed toward improving the reactor
reliability, the epilayer surface quality, and the layer thickness uniformity. !
The AsCK/Ga/Hj systems suffer from the fact that the arsenic-saturated gallium,
source is changing from run to run and tjhat it requires regular additions of
i
gallium with subsequent saturation. A deduction of the AsCI- bubble temperature
to 0°C was found to have the following benefits;
(1) The consumption of gallium source material was reduced, allowing more
runs under similar source conditions.
i :(2) The deposition of GaAs on the reactor quartz walls was reduced,
leading to more stable growth rates.
(3) The lower AsCI, consumption allowed more runs between refills of
the AsCI, bubbler.
13
Similar results could have been obtained by the addition of hydrogen downstream
from the AsCl- bubbler, but at the expense of additional gas lines, flow
meters, etc.
Experiments with different substralie holders were performed to improve
the epitaxial layer uniformity. Best nisults were obtained with an arrangement
that places the GaAs substrate perpendicular to the gas flow direction. The
i
thickness of the drift layer, measured rfiicroscopical ly along a cleaved stripe
taken from the 2 cm long substrate, showed thickness variations of less than
±7%, including the error of the microscopic readings.
j
As discussed in the section dealing with device evaluation, the microwave
i
results obtained from high-low structures were inconsistent. For this reason,
attention has recently been focused on iho lew-high-low structures. The
•
epitaxial reactor was modified so that 3 gas volume of approximately 0.2 cm ,
containing high concentration of sulfurj can be injected into the gas stream
which controls the doping concentrationjin the upstream growth position. The
doping profile of a recently grown sample is presented in Figure k. Two_
layers were grown,; the buffer layer (thickness ~ 5 M-m, N ~ 2 x 10 cm ) and
the drift layer thickness ~ k.5 u.m, N = 3 x 10 cm~^ ). Toward the end of the
drift layer growth, the doping pulse was injected. The profile shown in Figure
k was composed from data obtained from a step-etched sample. The peak concen-
tration is 7 x 10 cm ; the half-width is 200 A. These experiments proved
that this modified reactor is capable of producing low-high-low Read structures.
C. Device Fabrication and Evaluation
1. SI ice Optimization
Control of the thickness of the high layer to better than ±5% is
critical to achieving optimum Read diode performance. Since the desired layer
thickness is typically 4000 A, the maximum allowable variation is ±200 A. For
the best performance, variations should probably be kept within 100 A.
10
(J
Distance dim)
Figure k Doping Profile of Low-High-Low Read Diode Structure
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Two approaches to solving this
possible. The first is to grow the lay«
be a very low-yield procedure due to the
tight control over the growth. In addition, it could be difficult to form a
good Schottky barrier to the as-grown layer, since growth terminates in a
nonequilibrium vapor. Growth completion
critical thickness control problem are5
r to the required thickness. This would
extreme difficulty in maintaining such
is not an instantaneous process; this
uppermost layer would be a composition unlike that grown during equilibrium
conditions and consequently could lead to the formation of a poor-quality metal-
; t
semiconductor contact.
A more attractive approach is
process is employed to optimize the structure. In this method, the top layer
is purposely overgrown and then thinned
one in which a postdeposition thinning
to the desired thickness. This method
is made viable and very attractive by usje of the anodic oxidation procedure
described below. Without the anodic prdcess, the thinning procedure is very
difficult with the high-low structure bejcause a reliable indicator, such as
'
differential C-V profiling, samples the doping only as deep as avalanche
breakdown will permit; therefore, unless a usually destructive pilot
profile is established, e.g., by step-etjching, the amount of surface high
layer to be removed is not known. This jproblem does not arise with low-high-
low structures where the small amount or overgrown, lightly doped surface
layer is easily depleted as deep as the edge of the buried high layer. Supplied
with knowledge of the amount of charge i!n the high layer (probably obtained by
step-etching), one can estimate the amount of surface layer to be removed.
A disadvantage of overgrowing the surfade layer is that during the time of
overgrowth, solid-state diffusion of the! dopant species will tend to make the
transitions between layers of greatly dijffering doping concentration less
abrupt, and this may reduce device perfojrmance. However, if the anodic process
is used, this disadvantage may be overshadowed by the tendency of the anodic
process to produce a wafer of uniform breakdown voltage. This fact is borne
out by experimental data for high-low structures, which show that for a
relatively wide range of doping combinations, the optimum thickness of the
IB
high layer results in nearly equal breakdown voltages. If it is recognized
that an epitaxial slice will show variation in thickness and doping
concentration, the distinct advantage of anodic oxidation for postdeposition
thinning becomes apparent.
.
The anodic oxidation procedure for postdeposition thinning was
\ ]
originally used for the GaAs FET. Basically, the technique involves anodic
oxidation of the GaAs slice in an appropriate electrolyte, followed by removal
of the oxide in a chemical etch that doles not etch the GaAs. In the case of
< :
( ;
Read diodes, the thickness of the oxide! that is grown depends on both the
i
applied voltage and the thickness and doping of the surface high layer. A
voltage-limited condition is used. In practice, the applied voltage is chosen
to be the same as the desired diode breakdown voltage, approximately 35 V for
X-band diodes and 25 V for Ku-band diod
this applied voltage is greater than th
ss. When the high layer is too thick,
5 breakdown voltage of the layer so that
current flows, allowing growth of an oxjide. Oxide growth terminates when the
excess voltage above breakdown is dropped'across the oxide, since current no
longer flows. The oxide is then strippjed and the process repeated. The
situation described above is illustratejd in Figure 5(a) for a nonuniformt
GaAs slice in the early stages of anodic oxidation thinning. The doping
profile of the slice is of the type shoton in Figure 1 (b). In this early,
stage of thinning, the electric field is distributed between the oxide layer
and part of the high layer and does not; extend into the low layer, as indicated
in Figure 5(b).
Figure 6(a) represents the situation where part of the high layer
has been optimized and part remains too thick. In the upper part of the figure,
all the applied voltage is across the semiconductor so that no current will
flow and an oxide is not formed. Full bxide growth is still observed in the
lower part of the figure. The electric field distribution shown in Figure 6(b)
for the central part of the slice is approaching the desired distribution shown
in Figure I(c)
17
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Figure 5 (a) GaAs Slice in Early Stage of Anodic Oxidation Thinning
(b) Electric Field Distribution Through Center of Slice
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Figure 6 (a) GaAs Slice Near Completion of Anodic Oxidation Thinning
(b) Electric Field Distribution Through Center of Slice
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By removing the oxide and repeating the cycle, the thickness of the
I
high layer is adjusted to give a unifonji breakdown voltage across the wafer.
The oxide removal process is readily accomplished in situ by simply reversing
the polarity of the applied potential arjid cathodically "lifting off" the thin
oxide. This process evolves hydrogen gds, which must be allowed to escape
from the wafer surface before reoxidaticjm. A photograph of the experimental
setup used for anodic oxidation is showrj in Figure 7. The sample is
carefully mounted in a holder so that only the front surface is exposed to
the electrolyte. The electrolyte used for the anodic oxidation is an aqueous
solution with sodium dihydrogen phosphate NaH PO. ) as the buffer (pH = ^ .5
It has been found that the technique isjsensitive to light and temperature.
Therefore, the procedure is carried outjin the dark with a chilled electrolyte.!
An automatic sequencer cycles the wafer ibetween anodic and cathodic bias points!,
which are separately adjustable. JF^ jy^ and^  devices the anodic potential of
18 to 2k V is applied for 8 to 10 seconds, and current is monitored. The
current falls rapidly from its initial sjurge, which is reduced as the wafer
[
approaches its correct thickness. Following the anodic phase, cathodic bias of
10 mA/cm is applied for 10 to 20 seconds for oxide removal, after which the
wafer debubbles for 10 to 20 seconds before the cycle is reinitiated.
Test results for wafers procesjsed with anodic thinning have been
compared with those for chemically thinned wafers and have shown no differences
assignable to surface deterioration induced by the anodic/cathodic cycling
process. Ideality factors under forward^ bias, reverse leakage currents,
capacitance voltage data, and the microwave performance comparison diodes all
sustain this conclusion.
I
The process has not been withojut difficulty, however. From a
practical standpoint, the most annoying difficulty has been isolating the
wafer so that only the surface is exposeld to the electrolyte. A suitable
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Figure 7 Anodic Oxidation Setup
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system has been evolved in which a secure contact is soldered to the back of
the wafer and the wafer is floated in photoresist on a flat holder with its
front side periphery carefully painted to seal the edges. Operationally, the
process results in a breakdown voltage greater than the cell voltage applied.
The most likely explanation of this effect is the tendency for some oxidation
to occur for cell voltage less than the breakdown voltage. For devices intended
for X-band operation this fault is almost inconsequential, since a thicker
oxide (removing more GaAs) can be grown with each cycle to properly thin the
slice, and few oxidation cycles are required. However, Ku-band slices are ap-
proaching a practical limit for successful application of this technique on
high-low structures because thinner oxides are grown with each cycle. During
part of the contract period, a severe uniformity problem was encountered, and the
many oxidation cycles necessary to reduce the initial oxidation current to a
value indicative of process completion resulted in consistently overetched
wafers. Since the change to a vertical substrate position was made, the uniform-
ity has significantly improved, and only occasional overetching is observed.
To further protect against the overetch problem, the criterion for completion
of the cycling process has been changed from a 90% reduction of the initial
surge current to only a 30% reduction. Although this results in a wider
distribution of breakdown voltages on the completed slice, no cases of
complete overetch have been encountered.
2. Fabrication Procedure
The plated heat sink fabrication process was developed at Texas
Instruments to achieve rapid heat removal from high-power microwave devices.
This technique is now widely used, particularly for IMPATT and Read diodes
where most of the heat is generated near the Schottky barrier junction. The
heat sink is plated directly to the Schottky barrier metal, and nearly ideal
heat removal is achieved.
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The procedure used at Texas Instruments to fabricate plated heat sink
diodes is illustrated in Figure 8. The high layer (n.) is initially thinnedi *
anodically to the desired thickness, and then a 0.6 u,m thick Pt Schottky barrier
is electroplated onto the epitaxial layer. Next, a thick Au heat sink is
plated onto the Pt, and the substrate is thinned by lapping and etching to
approximately 25 u,m with the Au heat sink providing the necessary support.
Electroplated Au, approximately 1 u.m thick, is used as the back contact to the
substrate. The mesas are defined using standard photolithographic procedures
and etched with a bromine-methanol etch. The diodes can be probed at this stage,
after which they are separated by sawing through the Au heat sink. The diodes
are then mounted with AuSn solder in microwave test packages or on Au-plated
Cu blocks for use in microstrip amplifier circuits.
:
I
It has been shown that the reactive contact afforded by the Au-plated
back contact is adequate for avalanche devices. Should an ohmic back contact
be desired, it is readily accomplished by alloying the Au-plated back contact
with a drop of Au/Sn solder briefly at 3**0°C. The back contact is customarily
left reactive unless detailed C-V data on the active Pt/GaAs Schottky contact
is desired. With very heavily doped substrate material, the diode voltage with
the Pt Schottky contact forward-biased (Au back contact reverse-biased) is
typically 3 to 5 V, and the reactive contact to this material is a standard
for comparison. However, in an effort to obtain superior epitaxial morphology,
it was found that the use of more modestly doped substrates gave lower disloca-
tion counts. Increasing the substrate resistivity specification accomplished
the goal of a low substrate dislocation density and should, in theory, cause no
significant increase in diode series resistance. It was observed that the
forward voltage increased to the range of 5 to 10 V on wafers with reduced
substrate conductivity. Serious question of the suitability of the reactive back
contact to this substrate material was raised, and such devices have been made
ohmic to avoid any influence from this modification. Although the back contacts
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were always made ohmic on these slices, diodes tested before and after the
back contact was alloyed, showed little improvement with alloying of the
back contact. An independent test of the diode series resistance was made
by comparison with 25% efficiency X-band devices. The series resistance of
these devices was measured using the DeLoach transmission technique. For this
purpose, packaged diodes were etched to a size that would resonate at 8.3 GHz
in 1.25 mm high reduced height waveguide with a 13 to 2k V reverse voltage
applied. The high efficiency X-band devices gave a series resistance of 0.38 fl.
A similar lot of these devices with ohmic back contacts showed less than 10%
change in series resistance. Ku-band devices from several slices were also
tested. Although the Ku-band diodes had to be etched to significantly smaller
diameter to achieve resonance using this technique, the average series resistance
was only 0.37 Ci with a 25% standard derivation. No correlation between series
resistance and slice performance was obtained for the Ku-band devices. From
these measurements, it is concluded that the device structure does not contain
an anomalous series resistance that is responsible for poor performance.
Another critical aspect of the device structure is its ability to
transport heat away from the junction. This must be done through the heat sink
and package assembly.
Photographs of a metallurgical section of GaAs Schottky Read diode
soldered to a Cu block are shown in Figure 9. The mesa is approximately 160 u,m
in diameter by 25 pm thick. The heat sink is about 500 (j,m on a side after
sawing and is 200 |im thick. The section was etched with a chromic oxide
solution to remove smeared metal from the Au heat sink Cu block interface region.
The solder interface is approximately 10 pirn thick and virtually
void-free. Even though the Au plate on the Cu block goes into solution during
the soldering operation, Cu is not dissolved due to the presence of a thin Ni
25
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Figure 9 Metallurgical Section of a Plated Heat Sink Diode Soldered to Cu Block
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barrier layer between the Cu block and the Au plate. The Ni layer cannot be
resolved in the photograph, but there is a distinct line at the Cu/solder
interface. Since the Au-plated heat sink goes readily into solution with the
AuSn solder, the transition region is much less distinct in this case. Color
photographs were found to be most helpful in determining the thickness of the
solder joint and in showing the different intermetal1ic phases within this
region. The dark features in the low magnification photograph of the solder
region are intermetal1ic granules. They are clearly delineated in the
magnified photograph of this region and are readily identifiable using color
microscopy.
.
The etch rate of the chromic oxide solution for GaAs is conductivity-
dependent so that horizontal lines at the etch steps can be seen on the mesa at
the substrate/buffer layer and buffer layer/drift layer interfaces. The high
layer is too thin for the other interface to be resolved.
The thermal resistance of a single-mesa diode with dimensions ap-
proximately the same as the diode of Figure 9 can be readily calculated from
the diode geometry using these published values for thermal resistance;
KGaAs = °'k W/cm °C' KAu = 3'° W/Cm °C' Ksolder * °'5 W/Cm °C) and
K_ = 4.0 W/cm °C. Five contributions to the thermal resistance are considered:Cu
laminar flow in the GaAs, spreading of the heat generated by the mesa into the
Au heat sink, laminar flow in the solder joint, spreading of heat from the
Au die into the Cu package, and spreading of heat from the package into the
Cu heat sink. The resulting value for the total thermal resistance is 16.8°C/W
for a 150 |j,m diameter single-mesa device, with over half of this value being due
to spreading from the mesa into the Au die. By going to two mesas with the same
total area on a single die of somewhat larger dimensions, the thermal resistance
is reduced to 10.4°C/W, more than a 30% reduction. The reduction in thermal
resistance achieved with two mesas is expected to be important for the final
stage of the amplifier
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A marker technique was used to check the heat flow resistance of
fabricated devices. Packaged diodes were mounted in a portable heat sink and
coated with an MBBA liquid crystal that undergoes a phase change to an
isotropic light scatterer at about 60°C. This phase change can be viewed
under a microscope while bias is applied, and by noting the input bias power
at which the phase change occurs, the heat flow resistance may be computed.
For recently completed devices, the heat flow resistance was found to be
somewhat higher than is normally expected from plated heat sink devices. This
technique of measurement allows determination of the isotherm at the critical
temperature of the liquid crystal. Figure 10 shows such an isotherm that was
observed on a Read device. A nearly circular mesa; its contact wire on top;
the straight edges of the heat sink; and a portion of a second, unused mesa
are visible in the photograph. The device is dissipating 2 W within its
diameter of 150p.m. The ring surrounding the mesa is the isotherm that separates
the isotropic liquid crystal toward the interior of the ring from the nematic
liquid crystal toward the exterior of the ring. Note that the isotherm appears
off-center toward the right-hand side of the photograph. The nonsymmetric
isotherm was observed in several Read devices that were examined.
IMPATT devices that have a flat doping profile show an isotherm that
is located symmetrically around the mesa periphery. The nonsymmetric isotherm
observed on the Read devices is caused by a nonsymmetric generation of heat
across the device mesa and is believed to be a consequence of a nonuniform
high-layer thickness. To support this hypothesis, devices from a Read slice
with known thickness gradient were examined and in every case showed the
isotherm shifted off-center from the mesa in a direction opposite to the
thickness gradient.
Although thickness gradients can reduce device yield because devices
of appropriate breakdown voltage can be obtained only at a specified thickness,
it is surprising to find that thickness gradients across a mesa diameter can
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Figure 10 Optical Photograph of a Read Diode Mesa Coated with
Liquid Crystal, Showing the Nonsymmetric Isotherm
Indicative of Nonuniform High-Layer Thickness
reveal themselves in the manner that has been demonstrated. Poor microwave
performance because of the nonuniformity is very likely, since it renders only
the thinnest edge of the mesa active and the remainder parasitic. As an upper
bound, the thickness difference across a 150 M-m diameter mesa has been no more
than 150 A in the devices prepared under this contract. These experiments
revealed inadequate circulation of reactant gases over the substrate during
epitaxial growths. The fault was immediately corrected, and substrate
orientation changed from along the reactor gas flow direction to the normal
gas flow or vertical direction. Subsequent wafers have shown a marked improve-
ment in uniformity, reflected principally in the ease with which the high
layer is thinned, and have not displayed the nonsymmetric isotherms during
heat flow resistance measurements.
The liquid crystal technique for measuring the heat flow resistance
s t i l l results in a thermal resistance of 20 to 25°C/W rather than the 16 to
20° C/W expected. Device sections indicate that the heat sink is void-free
and that the solder joint is well compressed. No cause for the high values
has been found. However, measurements of Gunn devices on Ag heat sinks have
also shown somewhat high values, and it is possible that the result is due to
an unknown systematic error. The high thermal resistance w i l l have to be
addressed to assure the maximum device reliability, but for breadboard ampli-
fier design and device evaluation, the measured values are sufficiently low
that no performance degradation is anticipated.
3. Evaluation
After mesa diodes have been fabricated on the plated heat sink,
several stages of evaluation are performed. These include obtaining a map
of the reverse-breakdown voltage of each slice processed, a check of forward I-V
characteristics, an examination of the cosmetic appearance of the mesas
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and exposed Pt which is a replica of the initial epitaxial GaAs surface, and
a sampling of the doping profile of the slice using selected mesas. All these
tests can be performed on the slice prior to separation of the individual mesas
on their plated heat sinks. Following separation of the individual mesas,
selected diodes are soldered into a package and tested for microwave oscillator
performance.
These extensive evaluation procedures ensure that diodes used in the
amplifiers are capable of the hiah performance demanded of them, and only those
slices that qualify are used in the transmitter. Additional details of the
evaluation procedures are given below.
a. Voltage Mapping
When the mesas are etched, a regular array of diodes is
delineated on the plated heat sink. The diodes are individually contacted by
a probe that can be stepped across the slice automatically in units of diode
separation. The automated stepping allows probing of every diode in a short
time.
Several aspects of the I-V characteristic are observed. The
forward voltage (i.e., bias applied of such polarity as to forward-bias the
active Pt-GaAs Schottky barrier) at a few milliamperes should be less than 5 V
unless a low dislocation density substrate of slightly increased resistivity
is used. About 0.7 V of the forward voltage is dropped across the Pt Schottky
barrier. The remainder is dropped across the back Au-plated contact, which is,
of course, a Schottky barrier in reverse bias. Since the back contact is made
on heavily doped substrate material, its reverse voltage should be low.
Abnormally high forward voltage usually indicates a problem with the process
run such as a poor Au-plated back contact or an extremely thin mesa such that
contact is made to the buffer layer.
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The reverse I-V characteristics of the Pt-GaAs Schottky-Read
diode typically show a relatively soft reverse breakdown voltage. Other
information as to the nature of the reverse characteristic is often recorded
because of the wide variations observed. The voltage map is extremely useful,
since it allows selection of diodes with proper breakdown voltage (i.e.,
thickness of the surface high layer) for further microwave testing.
b. Oscillator Performance
Diodes of appropriate breakdown voltage are selected from the
voltage map and soldered into a special package, as is necessary at Ku-band
frequencies for initial microwave oscillator testing. To minimize package
shunt capacitance, the pedestal and screw mounting of the Met Ceram 60-7090
package was used with the ceramic and flange of the Met Ceram 60-1300 package.
This combination has been found to be effective in removing heat while maintaining
sufficiently small package parasitics to allow Ku-band operation of the diodes
below any package resonance. Further, the package is convenient to use in the
test fixture. The back contact of the soldered diode and the flange of the
package are connected by cross-bonding a pair of 12 |j,m x 125 (J-m Au ribbons.
Figure 11(a) is a schematic of the waveguide hat cavity used
for oscillator testing. It is a scaled version of the cavity used extensively
at X-band. A hat 3 mm high and 7 mm in diameter has been found to be suitable
for most diodes operating near 13.5 GHz. Bias is applied through the anodized
aluminum feedthrough, and the diode heat sink is water-cooled.
A constant voltage power supply is used for the dc source. A
series resistor of 0, 50, 100, or 300 Ci is put in series with this supply to
bias the diode as indicated in Figure ll(b). Although many devices will operate
without the inclusion of any series resistance, the 100 n value is customarily
used to avoid unnecessary tuning-induced transients that might cause a diode
to fail.
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Figure 11 (a) Diode Waveguide Cavity
(b) Bias Circuit
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With bias applied to the diode, a wide range of load impedance
may be presented to the diode by varying the position of the noncontacting
short and the depth and position of a slide screw tuner attached to the output
port of the waveguide cavity. The Read diode response to the load conditions
presented by this configuration does not always lead to smooth tuning, and
the devices commonly jump into their high-efficiency mode of operation. This
mode is characterized by a high current, low voltage dc operating point.
Consequently, the 100 fi dc load line of the bias circuit lets the diode fall
to a state of lower dc power dissipation if it drops out of high-efficiency
oscillation. To minimize transient effects that may occur during tuning-
induced dropout, the length of the bias line between the series resistor and
the bias feedthrough is kept short, and as little capacitance as possible is
allowed to shunt the diode.
In general, the Read diode is found to be much more tolerant
of tuning-induced transients than its flat doping profile IMPATT counterpart.
Nonetheless, care is always exercised in tuning the diodes. The procedure
involves first tuning a diode at relatively low bias levels to obtain approxi-
mately optimum positions of the noncontacting short and slide screw tuner.
Bias is then increased slowly, and minor tuning adjustments are made until
either power or efficiency saturation is obtained.
Figure 12 shows the oscillator performance of a high efficiency
Read device operating near 13.6 GHz. The diode is from wafer 16272-136, whose
doping profile is shown in Figure 13. The available output power increases
smoothly with input power over the range shown. There is a maximum in efficiency
of 23.5%. Further increase in bias can yield more power, but the efficiency
would continue to fall until, ultimately, the power would saturate or reach a
maximum. The operating voltage is shown in parentheses beside the data points
on the figure. As with most Read devices, the operating voltage varies slowly
with current, and negative differentials are not uncommon. Should the diode
drop out of oscillation at the highest operating levels, the voltage would
t
increase 6 to 10 V along the 100 fi bias load line.
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Figure 12 Output Power and Efficiency of a Ku-Band Read Diode Operating
at 13.6 GHz
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A peak power of 3 W at 20% efficiency and a maximum efficiency
of 2k.3% with 1.8 W of power have been observed at Ku-band through these
oscillator tests. The results obtained by oscillator testing generally yield
diodes that perform best at lower frequencies in microstrip circuits. By
changing the tuning hat used in the waveguide circuit, the oscillation frequency
can be changed. However, the best performance in the waveguide oscillator
circuit is still observed at a higher frequency than is optimum for microstrip
amplifier circuits. To further characterize this effect and also to test the
fabrication process, a flat profile IMPATT slice suitable for Ku-band devices
was selected for processing.
c. IMPATT Fabrication and Testing
Since the only difference in the process for Read and IMPATT
devices is in the initial thinning-of the surface layer, the IMPATT slice was
cleaved in half and the surface of one.of the halves prepared as if it were
a Read slice while the second half was prepared in the usual IMPATT manner.
Therefore, one half was oxidized at 80 V and the oxide stripped three times,
typical of Read slice preparation. The other half was chemically etched two
minutes in a 1 M NaOH: HLO,, solution as is the usual IMPATT procedure. Further
processing on the two slices was identical. Both slices yielded devices with
abrupt avalanche conduction, and further comparison in microwave tests showed
no significant difference between the two process runs. These tests strongly
suggest that the anodic thinning procedure does not influence device performance.
Initial microwave testing of the IMPATT devices showed only k%
efficiency with 400 mW oscillator power at Ku-band. The devices showed an
anomalous tuning character in the waveguide hat circuit with extreme difficulty
in obtaining the higher frequencies. A problem with the package was suspected,
and an experiment was designed to test for package resonance. Packages were
prepared by connecting one, two, and four 12 x 125 P-m Au straps placed sym-
metrically from the package flange to the pedestal and back to the flange.
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These packages were mounted at the floor of the waveguide and connected across
the waveguide height by a 3 mm diameter post. Reflection minima were observed
at frequencies of 12.4 GHz, ]k.k GHz, and 15.5 GHz for the one, two, and four
strap packages, respectively. With a device bonded in the package, its
capacitive susceptance would significantly increase the resonant frequency.
The resonant frequency that was measured indicates that four straps are
sufficient to extend the combined package resonance above the device operating
frequency as desired. Two straps have been employed for most of the Read
work, and even this should be acceptable. However, when the IMPATT devices
were bonded with four straps instead of two, the efficiency increased to
nearly 7% and the power increased to 700 mW with smoother tuning than could
be achieved with a pair of straps. Such dramatic improvement has not been
observed with Read devices.
i
The IMPATT devices were ultimately tested in microstrip oscil-
lator circuits and showed nearly 7% efficiency with 1 W output at 13.4 GHz. This
performance is comparable to the waveguide tests and is typical for IMPATT
devices. Processing the IMPATT slices has not completely eliminated the pos-
sibility of a fabrication problem, since the ultimate 12% efficiency was not
achieved. However, the IMPATT performance was good and does not indicate that
the processing technique should be suspected as limiting device performance.
d. Doping Profiles
When a diode with somewhat high breakdown voltage and low
leakage current is encountered, the Au back contact can easily be converted
to an ohmic contact by simply alloying the Au back contact with Au/Sn solder
at 340°C. The mesa is then suitable for differential C-V doping profile
analysis. Doping profiles are also obtained at the pre-processing stage and
the post-microwave testing stage when the diode is packaged. Pre-processing
doping profiles are customarily obtained by plating Au dots through holes in
photoresist on a step-etched portion of a slice. These profiles are obtained
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rapidly and used primarily to monitor reactor growth data. Diodes that show
extremely good performance are usually profiled in the package. However,
profiles obtained from mesas with ohmic back contacts are the most accurate.
Selected doping profiles obtained from slices grown early in the program that
have shown in excess of 20% efficiency at Ku-band are shown in Figure 13. For
both of these slices the transition from high to low doping is essentially
complete in less than 2500 A. Note also the flatness of the doping concentra-
tion in the lightly doped layer. This quality has been observed to be common
to several slices of high efficiency. It should also be apparent from the
profiles shown in Figure 13 that the exact doping levels of the high and low
layers are not extremely critical, at least for obtaining oscillator efficiencies
over 20%.
Successive slices grown .with doping profiles similar to those
of Figure 13 have not, in general, been suitable for the amplifier. Although
the single-mesa qualification tests of the devices show good performance, the
frequency is typically low. Device profiles were used that increased the drift
layer doping to 10 ' cm . These devices consistently oscillated at higher
frequencies and show best operation in the microstrip circuits at the desired
frequency. Oscillator efficiency of only 12 to 18% has been achieved with
the slices of more highly doped drift layer. Increased drift layer doping
increased the frequency as expected; however, if the high layer doping is
kept constant, it also results in a lower high-low ratio and reduced efficiency,
as expected in theory. A concurrent increase in high layer doping should then
result in increased efficiency. However, it also increases the maximum field
strength and results in enhanced tunnel injection. This injected current does
not have the favorable phase delay of avalanche and may therefore tend to
reduce efficiency. Most of our data indicate that this mechanism is actively
limiting device efficiency. Since the low-high-low structure will reduce the
peak field in the device while retaining the avalanche over a narrow region,
it offers an attractive opportunity for improvements; this is discussed in
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Section IV of this report. Figures 14 and 15 show 13 high-low doping profiles
from slices that have shown modest power and/or efficiency at Ku-band frequen-
cies when tested in the waveguide hat circuit. These slices are selected from
a large group to give an indication of the variety of combinations of doping
level that have been fabricated into devices under this contract. The results of
microwave testing for these profiles are given in Table II. This collection
of profiles indicates a rather broad combination of high and low doping levels
that yield good microwave performance. A common characteristic which these
wafers share is a drift doping level with slope less than or equal to zero.
Although a firm connection with theory has not been established, a large body
of empirical data exists to support the necessity of this profile characteristic
in achieving good performance. The operating current at which the maximum
power is obtained is loosely correlated with the minimum doping in the drift
layer. This occurs because of a dynamic space charge limitation that prohibits
collection of the injected charge bunch for larger currents. Finally, note
that although the profiles represent a large variation in doping, the 10 mA
breakdown voltage and operating voltage reflect a much smaller variation. It
is the variation of high layer thickness that causes the relative constancy of
device voltage with profile changes and shows why the anodic thinning process
is so ideally suited to optimum slice preparation.
D. Reliability Considerations
Since IMPATT and Read diodes operate at relatively high temperatures,
consideration must ultimately be given to the effect of these temperatures on
long-term device reliability. Two mechanisms will impact the long-term
reliability of the current device structures;
(1) The reaction of Pt and GaAs that results in compound forma-
tion and displacement of the Schottky barrier, and
(2) Au diffusion through the Pt Schottky barrier with continued
diffusion of Au into the GaAs active region.
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Performance Comparison of Single 150
Diodes from Various Wa
Profile
1
2
3
4
5
6
7
8
9
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1 1
12
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Slice
76C1080
76C1081
76C1100
76C1144
76C1024
76C2025
76C2051
76C2053
76C2055
76C2056
76C2059
76C2069
76C2075
Prf(W)
1.6
2.2
1.7
1.7
1.7
1.4
1.8
2.0
2
1.8
1.1
2.1
1.9
is measured at
is measured at
w«
19.6
16.1
12.8
11.2
19.2
19.2
16.5
17.0
17.3
16.4
12.6
14.4
16
peak output
10 mA bias
f(GHz) I
12.6
13.0
13.7
13.4
13.7
12.8
13.2
13.9
14.0
13.1
12.6
12.9
14.7
power
current
•
jim (Nominal) Diameter
Fers
Max(mA)
196
354
358
393
200
209
285
308
300
269
202
396
326
V^ (Volts)
44.1
38.8
37.4
40.8
37.5
38.3
37.3
38.2
42.0
42.1
42.1
37.5
37.4
Vg(Volts)
27.9
27.0
21.8
29.0
21.4
18.8
21.9
22.5
26.3
22.8
23.5
26.5
26.3
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Both of these failure mechanisms can be halted by incorporating a W diffusion
between a very thin Pt Schottky barrier and the Au heat sink. In fact, the
utility and effectiveness of this barrier has been demonstrated by Texas
Instruments.
However, because of the difficulty in obtaining the desired goals
of this contract, it was decided that the introduction of any possible additional
complications into the fabrication procedure would create extra variables that
would only be directed to long-term reliability improvements in any case.
Since the reliability problems were recognized, the standard thick Pt process
was retained.
SECTION III
TRANSMITTER DESIGN
A. Introduction
The purpose of the microwave integrated circuit (MIC) work performed
under Contract No. NAS5-2089^ was to demonstrate the feasibility of developing
a Ku-band solid-state spacecraft transmitter. The transmitter was to consist
of GaAs IMPATT and Read diodes operating in a microstrip circuit environment
to provide amplification with a minimum of 63 dB small signal gain and a
minimum compressed gain of 57 dB at 5 W output. Other performance specifica-
tions are listed in Table I. Consistent with the plan specified in the RFP,
the program consisted of two phases. The first phase ended with the delivery
of a breadboard transmitter module. Since several problem areas were identified
during Phase I of the contract, a contract modification was made at the comple-
tion of Phase I to redirect the program effort toward finding solutions to
these problems. At the end of Phase II, an improved breadboard transmitter
was delivered in place of the two spacecraft transmitters originally scheduled.
This section of the report covers the design and performance of the Phase I
breadboard module, including the microstrip circuit and circulator optimiza-
tion, preamplifier development, power amplifier development, and dc-to-dc
converter design. In addition, several critical design problems uncovered
during Phase I are discussed, and the design changes incorporated into the
improved breadboard transmitter module delivered at the end of the contract
are described.
B. Phase I Accomplishments
In this subsection the design and performance of the individual components
leading to the construction of the Phase I breadboard transmitter module are
discussed. These components include the MIC circulator, preamplifier, power
amplifier, and dc power supply.
1. MIC Circulator
A high performance microstrip circulator is a prerequisite for the
design of a reflection-type amplifier. In addition to separating the input
and output signals, the circulator can also be used as an isolator, when
properly terminated. A high degree of interstage isolation w i l l be required to
minimize the undesirable coupling between stages and to reduce the tendency for
spurious oscillations to occur when high-gain amplifier stages are cascaded.
The material selection for the circulator design was based on the
following criterion:
/mM
-0.5 ,
where v 's the gyromagnetic ratio (= 2.8 MHz/Oe), f is the frequency of opera-
tion in megahertz, and T^TM is the saturation magnetization in gauss. TRANS-
TECH TT1-390 ferrite with a Wl of 2150 gauss can readily satisfy this design
criterion and was used for the circulator fabrication.
The design procedure outlined by Fay and Comstock was used to
arrive at an optimum microstrip circulator design. For simplicity, a single
quarter-wave transformer was used for broadband impedance matching. The disk
diameter, the characteristic impedance, and the length of the matching trans-
former, along with the bias magnetic field, were optimized with respect to the
bandwidth, insertion loss, and isolation. As a result of this intense investi-
gation, a wideband MIC circulator design was achieved at Ku-band frequencies.
One of the circulator designs covers the frequency range from 11 to 16 GHz,
while the second unit (with a slightly smaller disk diameter) can be used from
12.5 to 17 GHz. Generally, these circulators exhibit an insertion loss between
0.5 and 0.7 dB (including connector and transmission line losses), an isolation
greater than 20 dB, and VSWR less than 1.2. An all-ferrite substrate (TRANS-
TECH TT1-390) was used for the circulator pattern.
Broadband matching of the circulator junction to the 50 ft transmission
line was accomplished by placing a magnetic material on top of the circulator
disk, in addition to the bias magnet placed beneath the ground plane. Thus,
the dependence of the characteristic impedance of the microstrip transmission
line on the bias field configuration was effectively utilized for broadbanding
the circulator Y junction.
A single quarter-wave transformer was i n i t i a l l y planned as the circuit
element for broadband matching the circulator junction; however, the dc fring-
ing field of the circulator bias magnet provided an additional degree of free-
dom in accomplishing the match. The fringing field of the bias magnet can
cause the characteristic impedance of the quarter-wave length transmission line
to change along the direction of propagation of the EM field. The amount of
change depends on the interaction between the rf magnetic field and the com-
ponent of dc magnetization parallel to the direction of propagation, since
this interaction changes the value of the effective permeability of the ferrite,
resulting in a change in the characteristic impedance.
Figure 16 shows the test fixture for the Ku-band circulator. The
performance characteristics are shown in Figure 17. This circulator uses a
0.5 mm (20 m i l ) thick, TT1-390 ferrite as the substrate and has a disk diameter
of 4.06 mm (0.160 inch). A single quarter-wave transformer with a character-
istic impedance of 31.6 ft (with the ferrite demagnetized) is used for impedance
matching. The circulator is biased with a SmCo permanent magnet [6,35 urm
(0.250 inch) in diameter and 3.18 mm (0.125 inch) thick] located beneath the
ferrite disk resonator. The optimum field has been achieved by adjusting both
the bias field and the "matching top" configuration discussed earlier. A
0.25 mm (10 m i l ) thick shim in combination with an iron matching top with the
same diameter as the circulator, i.e., 4.06 mm (0.160 inch), and 2.54 mm
(0.100 inch) thick, yields the microwave performance shown in Figure 17.
This circulator design has been incorporated into the construction of the multi-
stage MIC amplifier to be discussed later. Excellent results have been obtained.
Figure 16 Photograph of a Test Fixture for a Microstrip Circulator
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2. Preamplifier Design and Performance
To facilitate testing and tuning, the transmitter has been separated
into two amplifiers. The preamplifier consists of three GaAs IMPATT amplifier
stages in cascade. The power amplifier utilizes high-low GaAs Schottky-Read
diodes as the negative resistance elements for increased powers and efficiencies.
The preamplifier is to provide a small signal gain of ~ 35 dB at an output
power of 15 dBm over the design frequency range of 13.4 to 13.65 GHz.
Prior to construction of the multistage integrated preamplifier,
GaAs IMPATT diodes (flat profile) were used in various single-stage microstrip
amplifier circuits for optimization of the diode size to ensure a reasonable
gain per stage with minimum dc power dissipation.
Unpackaged diodes with integral plated heat sinks were mounted on
small gold-plated copper blocks [5.08 x 5.08 x 2.54 mm (0.2 x 0.2 x 0.1 inch)]
for attachment to the microstrip circuit. This diode mounting scheme, in
addition to minimizing the interconnect parasitics, produces a low thermal
resistance while providing flexibility in diode replacement. Appropriate
lengths of bond wire were used to provide the necessary lumped inductance to
resonate with the effective diode capacitance and achieve the desired center
frequency of operation. A frequency-scaled version of the X-band dc block
was used as the dc block. This dc block has a coupling length of 2.29 mm
(0.090 inch), a spacing-to-height (s/h) ratio of 0.1, and a width-to-height
(w/h) ratio of 0.2 for patterns etched on alumina substrates (e = 9-5). The
single-stage circuit consists of two quarter-wave transformer sections and a
dc block etched on 0.25 mm alumina substrates. At first, this circuit was
used in conjunction with a commercially available circulator for amplifier
optimization. An array of tuning pads was used for fine microwave tuning.
Generally, a small-signal gain of 10 to 15 dB can easily be obtained with a
1 dB bandwidth in excess of 500 MHz. The optimum diameter for Ku-band IMPATT
diodes with a breakdown voltage in the range of 38 to 42 V was determined to
50
be ~ 0.90 |am (3.5 mils) with a corresponding capacitance at zero bias of 1 pF.
This amplifier stage generally dissipates ~ 0.5 to 0.7 W of dc power (14 to
18 mA, 41 to 43 V) and w i l l form the basis for the integration of the three-
stage preamplifier.
The Ku-band MIC circulators described in Section III.B.I were incorpo-
rated in the multistage amplifier design shown in Figure 18. The circulator-
isolator chains and the coupling networks were fabricated on single-ferrite
and alumina substrates, respectively. Each substrate had a dimension of
4.3 cm x 1.02 cm (1.692 inch x 0.4 inch) and was mounted on a gold-plated
aluminum housing with a silver-based conductive epoxy. A 0.25 mm (10 mil)
step in the ground plane was provided to accommodate the difference in the
thickness of the ferrite [0.5 mm (20 mils)] and alumina [0.25 mm (10 mils)]
substrates. The transitions between the two circuits on the two substrates
were connected with gold straps using a split tip welder. A section of a
50 fi line with a gradual bend was included as part of the interconnecting
arms between the cascaded circulators. The spacing between two circulators is
9.25 mm (0.364 inch). The optimum spacing has been determined by the design
tradeoff between maintaining a compact size and ensuring maximum isolation
between adjacent stages. One stage of isolation is used between the second
and third amplifier stages. A piece of lossy material placed on the isolation
port increases the isolation (> 25 dB) between the output and input over a
wide frequency range (> 1 GHz). A cover with ECCOSORB coating (not shown in
the figure) was used for this amplifier. The lossy material eliminates spurious
radiations and/or "box" resonances. The dimensions of the advanced integrated
amplifier are 5.08 x 3.05 x 1.5 cm (2.0 x 1.2 x 0.6 inch). Figure 19 shows
the microwave performance characteristics of the preamplifier, with rf input
level as a parameter. From this figure it is seen that at the design input
level of -20 dBm, more than 35 dB gain can be obtained within the amplifier
band (13.4 to 13.650 GHz). With reduced rf input the gain increases, and a
substantial increase in the amplifier ripple occurs. This distortion in
51
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Figure 19 Performance Characteristics of the Preamplifier Shown
in Figure 18
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response is due to the rf level dependence of the active impedance of the diode.
It w i l l have a minimum effect on the overall ripple of the transmitter, since
this ripple w i l l be reduced even at low drive levels by the power amplifier
that w i l l be operated in saturation. Nevertheless, stagger-tuning can be
employed to minimize the bandpass ripple for the preamplifier if required. A
single, common bias voltage of k2 M was applied to all three stages of the
amplifier. The unit dissipates 2.5 W (60 mA at k2 V) with no external cooling
requ i red.
Third-order intermodulation measurements were performed on the pre-
amplifier. Two tunable Gunn oscillators in waveguide cavities were used as
the signal sources. The output spectrum was observed with an HP8555A spectrum
analyzer. Figures 20 and 21 show the fundamental signal output and the third-
order intermodulation product versus the input level at the lower band edge
frequency and band center, respectively. In all cases, two cw input signals
of the same amplitude and with 10 MHz separation were applied to the amplifier.
From these figures it is seen that the measured third-order intermodulation
product of this amplifier is more than 20 dB below the fundamental signal
output level with two -33 dBm cw input signals applied.
Variation of the gain-frequency response with ambient temperature
has also been characterized for the preamplifier. Figure 22 shows the
measured amplifier temperature performance. Compensation of the gain response
was achieved over the temperature range from 19°C to 65°C by increasing the
amplifier current from 62 mA at 19°C to 65 mA at 65°C. The gain was maintained
at 35 dB across the amplifier band (13.A- to 13.65 GHz) with less than 1 dB
variation. The main effect of increasing the junction temperature is to
increase the capacitive susceptance of the diode and, thus, lower the fre-
quency for maximum gain of a series-resonated diode.
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3. Power Amplifier Design and Performance
Cascading of several Read diode amplifier stages w i l l be required to
f u l f i l l the performance goals of the power amplifier section of the spacecraft
transmitter. The power amplifier is to be designed with an output power of
5 W at a gain of ~21 to 22 dB across the 13.^ to 13.65 GHz frequency band.
Microwave characterization of these diodes is essential for determining a
successful amplifier design when the high-power, high-efficiency capabilities
of the Read diodes are to be fully utilized.
Diodes from different material growth and process runs were evaluated
in coaxial package form in a Ku-band waveguide oscillator circuit, determined to
be suitable for further study, and mounted on microstrip diode carriers (the
gold-plated copper block described earlier) for electrical characterization.
The characterization process included both microstrip oscillator evaluation
and single-stage microstrip amplifier measurements.
The primary reason for operating the diodes in an oscillator circuit
was to study the large-signal impedance characteristics. Once the oscillator
circuit is tuned for large-signal operation, the large-signal diode impedance
can be inferred from a measurement of the circuit impedance with a network
analyzer. Of particular importance is the measurement of the subharmonic
impedance of the circuit, since proper subharmonic loading is critical in
preventing parametric oscillations and premature power saturation. To prevent
this undesirable effect, the circuit must present a relatively high value of
admittance, preferably inductive at these frequencies. Any high 0_ resonances
near the subharmonic frequency would be detrimental to large-signal operation
and should be avoided.
The most direct approach for large-signal device characterization is
to use a single-stage microstrip circuit tuned for amplification. A variety
of amplifier circuit topologies have been used to characterize the Read diodes.
58
Gain compression, susceptibility to parametric oscillations, and tuning
flexibility are the three most important factors in the design of the matching
network. The results of the study outlined above and the characterization of
diodes from several slices indicated that a circuit of the same type used for
the preamplifier stages provides the best compromise between device perfor-
mance and circuit stability for Read diodes. A circuit design of this type
was selected for the power amplifier stages.
Figure 23 shows the gain-frequency response of a single-stage
Schottky-Read amplifier. At the highest input level of + 2~J dBm, the amplifier
is capable of 2 W cw output power with 6 dB gain and 22.4% power-added effi-
ciency. The 1 dB bandwidth is 1 GHz (13 to 14 GHz).
-
Figure 24 shows the rf performance of the same amplifier versus the
input power. The gain drops from 17 dB at small signal levels to 6 dB at the
highest input power shown. At intermediate drive levels the gain is almost
constant because of the automatic dc current increase with increasing input
levels due to the rectification effects. Figure 25 shows the bias characteris-
tic of the amplifier. The bias voltage drops from 44 V under small-signal
conditions to 38 V under large-signal operation, with a corresponding increase
of current from 120 mA to 170 mA, as determined by the bias load line. The
amount of voltage dropback varies from slice to slice, but it is generally on
the order of 7 to 10 V, depending on the small-signal bias point and the bias
load line. Because of these large-signal rectification effects, a bias load
line with some finite resistance must be provided. The optimum value of this
resistance is determined by the desired "quiescent" operating point and the
requirement for minimum power dissipation. The significance of the bias
characteristics on the design of the dc-to-dc converter is discussed later in
this report.
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To achieve the 5 W output power goal, a double-mesa diode capable
of generating at least k W of microwave power must be used for the last stage
of the power amplifier. The highest output power obtained with a single-stage
amplifier was 5.9 W at k dB gain and 22% power-added efficiency at a fre-
quency of 13.^- GHz. Figure 26 shows the output power, efficiency, and gain
performance of this single-stage amplifier as a function of the rf input levels.
A similar amplifier gave higher gains at lower output power levels, with gains
of 5.5, 6.2, and 6.5 dB at output powers of k.\l, 3.89, and 3.31 W, respectively.
The corresponding power-added efficiencies were 17-9, 18.7, and 18.1%. Double-
mesa diodes were used for both amplifiers. The diameter ot each mesa was
127 l-un (5 mils). The two mesas were connected with a 0.127 mm (5 m i l ) wide
gold strap. The two mesas are separated by about 0.5 mm (20 mils) to achieve
a significant reduction of the thermal resistance of the diode compared with
an equal-area single-mesa diode. The breakdown voltage of the diode for optimum
microwave performance is in the range of 20 to 30 V. The exact value is a
function of the high-low doping level combinations and the thickness of the
high layer.
Concurrent with the task to achieve the output power goal was an
effort to establish bias circuit techniques to eliminate the small-signal
oscillation problem associated with the severe gain compression exhibited by
Read amplifiers. Several amplifiers were stabilized by reducing the resistive
load line presented by the bias circuit. Because of large-signal rectification
effects, the bias current increases and the device operating voltage decreases
when the input rf signal is increased. Figure 27 shows the gain compression
characteristics of a double-mesa Schottky-Read amplifier at two frequencies.
It is seen that a higher small-signal gain would result in a higher large-
signal gain. Figure 28 shows how the operating I-V characteristics of this
amplifier depend on the rf input level for different load lines. The static
I-V curve without rf input power is shown for the amplifier tuned for no
oscillations. The bias state for maximum efficiency and output power of the
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amplifier can be reached by a careful selection of the bias circuit load line.
Use of a low value of bias resistance to reach the optimum large-signal bias
point is desirable because the gain at small signal levels is much lower.
While this scheme of using low values of bias resistance is effective in
stabilizing a single-stage Read diode amplifier, it is s t i l l not completely
satisfactory when several stages are cascaded in an amplifier configuration.
This is because the high overall small-signal gain can cause spurious oscilla-
tions below certain rf drive levels. In addition, the low values of bias
resistance required may not be compatible with the requirement to minimize the
bias oscillations caused by rf signal induced low-frequency negative resistance.
Due to the severe gain compression exhibited by the Read diodes under
large-signal operation in single-stage amplifiers, the original three-stage
power amplifier design was modified to include four stages. Figure 29 is a
photograph of the integrated four-stage amplifier. Relatively few problems
were encountered in the design of the first three stages that incorporate
single-mesa diodes. The amplifier dimensions are 5-7 x 3.05 x 1.5 cm
(2.25 x 1.20 x 0.60 inch).
Figure 30 shows the gain versus frequency response of a four-stage
power amplifier. An output power of 4 W with 20 dB gain was achieved with
this amplifier. The amplifier is centered at a frequency of 13.5 GHz with a
1 dB bandwidth of 1.1 GHz. The overall power-added efficiency is 15%.
Figure 31 shows the microwave performance curves of another four-
stage power amplifier at two input power levels. At an rf input of + 15 dBm,
an output power of 36.5 dBm (4.5 W) was obtained with 21.5 dB gain. When the
rf input power was lowered to 5 dBm, 36 dBm (k W) of output power was obtained
at 31 dB ga in.
67
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Figure 29 Photograph of a Four-Stage Power Amplifier
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Although the above amplifiers generally provide stable amplification
with rf input levels in the range of 0 to 16 dBm, a spurious signal is present
when the input signal is reduced below 0 dBm. This spurious signal is a
result of free oscillation caused by high small-signal gain of the Read diode
ampli fier.
i
k. DC Power Supply Design
• Dc-to-Dc Converter
A schematic diagram of the dc-to-dc converter is shown in
Figure 32. The converter is of the switching type and uses a saturable trans-
former to step up the voltage, which is then filtered to provide the dc output.
This converter accepts an input voltage of 28 ± 1 V and supplies an output
voltage of 59 ± 2 V.
• Voltage Regulator
~
To minimize the effect of supply voltage fluctuations on
amplifier performance, a constant voltage regulator was incorporated in the
output of the converter. Figure 33 is a schematic diagram of the regulator.
The output voltage changes less than 120 mV for a 2 V input change to the con-
verter. At an input of 28 V and 1.79 A (50 W) to the dc-to-dc converter, a
regulated output voltage of 5^ V is obtained at 7^% overall efficiency.
.
• Bias Networks
The use of high values of bias resistance would be desirable
from the point of view of minimizing bias line oscillations, if it were not
for the desire to reduce the tendency for oscillation at low input levels. As
discussed earlier, the selection of low bias resistance allows the amplifier to
be biased at lower current under small signal condition. This is especially
true for the high-power output stages.
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Figure 3^ shows the bias networks used for the breadboard trans-
mitter module to be described later. Except for the last two stages, a simple
bias resistor is used for each of the amplifier stages. In the last two
stages, a zener diode with appropriate breakdown voltage was used to set the
voltage drop across the collector and base of the power transistor when the
transistor is turned on. An appropriate value of load resistance can then be
connected between the emitter and the diode to provide the desired load line.
5. Breadboard Transmitter Module
As a first step toward the final integration of the breadboard trans-
mitter module, the preamplifier and the power amplifiers were cascaded in an
effort to achieve the desired gain and output power. Because of the extremely
high gain of the cascaded amplifier, a discrete isolator with more than 20 dB
of isolation was used between the two amplifiers for additional input/output
isolation. Figure 35 shows a block diagram of the transmitter configuration.
The design output powers and gain budgets of each stage are shown in the figure.
Figure 36 shows the gain-frequency response of a cascaded amplifier.
Within the operating band of the amplifier, 3 W of output power with 55 dB
gain was obtained. A single-mesa Read diode was used for the last stage of
the power amplifier in this case. Figure 37 shows the microwave performance
of another amplifier. At the highest input level of -20 dBm, this amplifier
provided k.$ W of output power with 56.5 dB gain. A gain of 65.5 dB was
obtained with 3-5 W output when the input level was dropped to -30 dBm. Both
of these cascaded amplifiers were powered with individual power supplies for
each of the seven amplifier stages to optimize the overall amplifier perfor-
mance, especially with regard to gain-frequency response and minimum spurious
oscillations. An appropriate bias resistor was used in series with each of
the constant voltage power supplies. The dc voltage and current values were
recorded for each stage with and without rf input signals. As has been noted,
because of the large-signal rectification effects, the dc current and voltage
54 V
1
500 n, 1 W
VSA. O
500 n, 1 w
VsA, o
500 n, 1 W
VSA. o
220 n, 2 W
280 n, 2 W
vs/v o
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3.3 V 270 n, 0.25 W
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-VW——O\
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> TO POWER AMPLIFIER
8.0 V 270 n, 0.25 W
Figure 3^ Bias Networks for the Cascaded Amplifier
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under operating conditions are quite different from those values obtained with
no input signal, especially for the high-power Read diode stages. Obtaining
these bias point values is important for the design of the bias network to be
discussed later.
'
Figures 38 and 39 show the housing of the breadboard module and its
associated components. The housing is made of aluminum and has outer dimen-
3
sions of 7.0 x 3.6 x 2.4 inches (991 cm ), which is within the maximum allow-
able volume of 1000 cm . The housing is divided into two compartments, one
for the preamplifier and power amplifier modules and the other for the dc-to-dc
converter, the voltage regulator, and the bias networks. The amplifier com-
partment is further divided into two decks, the upper deck for the preamplifier
and the lower deck for the power amplifier. A discrete isolator has been used
to increase the isolation between the two amplifiers. The complete module
weighs approximately 1.13 kg (2.5 pounds).
The operations of two different preamplifier-amplifier combinations
were described earlier in this section. One cascade combination delivered
3 W using a single-mesa Read diode in the final output stage, while the other
delivered 4.5 W with a double-mesa output stage diode. The 3 W amplifier com-
bination was used in the breadboard module delivered at the completion of
Phase I. The 4.5 W combination was not available at the time the design
requirements for the dc-to-dc converter were firmed up, and there was insuffi-
cient time available to make the required changes and s t i l l meet the breadboard
delivery schedule.
Prior to its final integration into the transmitter module, the bias
network, as shown in Figure 34, was used for the preamplifier and power amplifier
to determine the optimum load resistance for the individual stage. The supply
voltage was set at 54 V. The gain compression characteristics were then
measured at different frequencies within the amplifier frequency band. For the
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Figure 38 Photograph of the Breadboard Transmitter Module
Showing the Individual Components
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Figure 39 Photograph of the Complete Breadboard Transmitter Module
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power amplifier, a smal1-signal gain of more than 40 dB was measured. At the
highest input power of 14 dBm, the gain was 21 dB, which is close to the value
obtained when individual power supplies were used. In the absence of the input
signal, a spurious signal generally exists. However, this spurious signal
disappears when the rf signal is increased above a certain threshold value
(-19 to -12 dBm) input for the power amplifier.
The next step in the module integration process is to cascade the
preamplifier with the power amplifier, using the bias networks shown in Figure
34. Figure 40 shows the gain compression characteristics of the cascaded
amplifier powered with a single power supply of 54 V at two different fre-
quencies. More than 60 dB gain can be obtained for the lowest input power
(-30 dBm) shown. The current increases from 430 mA to 550 mA for the rf input
signal range shown in the figure.
The final breadboard module integration was achieved by connecting
the bias network to the output of the voltage regulator. The output voltage of
the regulator was adjusted to 54 V for a 28 V input to the dc-to-dc converter.
At the amplifier center frequency (13.525 GHz), an output power of 3 W was
obtained with 55 dB gain. The module dissipates 4-5 W of input power (28 V
and 1.6 A). For rf input signals below -20 dBm, the output is susceptible to
spurious output oscillations caused by a high small-signal gain of the amplifier.
Intermodulation measurements have been attempted on the power amplifier
and the complete module. At + 14 dBm input power, the third-order intermodu-
lation product of the power amplifier is 10 to 11 dB below the fundamental
signal output level with two cw signals of equal amplitude, 10 MHz apart,
applied. However, the intermodulation product degrades to 7 to 8 dB below the
fundamental signal for two -30 dBm input to the preamplifier and power in
cascade. The reason for this degradation in the intermodulation product due
to cascading has been found to be due to the use of a preamplifier with
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abnormally high intermodulation distortion at a normal output power level.
Independent measurements of another preamplifier - power amplifier combination
showed that a third-order intermodulation level of -10 to -11 dB 'can generally
be achieved at output power saturation.
Some data were obtained on the temperature performance of the module
prior to delivery. The gain of the module was measured at housing temperatures
of 20 and 35°C. A decrease of 2 dB in gain was measured with the module supply
voltage kept constant at 28 V. The dc current drops from 1.6 A at 20°C to
1.3 A at 35°C for this case. This reduction of gain is expected, since no
compensation scheme was used in the breadboard module to adjust the operating
voltage at different operating temperatures. As reported previously, the gain
of the preamplifier is particularly sensitive to these temperature changes.
The design and performance of the transmitter module were discussed
Q
in a paper presented at the 197& International Sol id-State Circui ts Conference.
i
C. Critical Design Problems
Phase I of this contract was completed with delivery of the breadboard
spacecraft transmitter. The transmitter module includes a preamplifier, power
amplifier, bias networks, voltage regulator, and dc-to-dc converter.
Phase II called for a design improvement effort and the fabrication and
testing of two spacecraft transmitters. Although Phase I was successful in
demonstrating the feasibility of most of the transmitter goals, a number of
design improvements were required. Insufficient time and funds were available
for making the required design improvements in Phase II and also fabricating
and testing two spacecraft transmitters. Therefore, a proposal to modify the
original contract was submitted for approval at the end of Phase I to redirect
the program effort toward finding solutions to the following problems identified
during Phase I:
(1) Low yield of suitable Read diodes
(2) Spurious oscillations at low drive levels
(3) High level of intermodulation distortion
(4) Gain rolloff with increasing ambient temperature.
This proposal was subsequently approved, and the modified Phase II program
was carried out for six months, ending with the delivery of an improved
breadboard spacecraft transmitter.
•
D. Phase II Breadboard Transmitter Module Development
The major program effort for Phase II was directed toward finding the
solutions to the problems outlined in Section III.C. Technical approaches for
attacking these problems are given below.
(1) The diode yield problem was addressed by growing additional epitaxial
GaAs slices for diode fabrication. Slices with drift doping levels in the
range of 5 to 8 x 10 cm were grown. The high layer thickness was optimized
by anodic oxidation to yield diodes at about 14.0 to 14.5 GHz. Diodes of this
type have shown the best performance in the microstrip amplifier circuits.
However, despite these design changes, there was s t i l l a lack of suitable
high-power, high-efficiency diodes available at the end of Phase II. This
problem was discussed in detail in Section II.C. It has been concluded that
a possible solution is to use low-high-low structures and thus minimize the
harmful effects of tunneling due to the heavily doped layer for efficient
Ku-band operation.
(2) The problem of spurious oscillation at low drive levels is inherent
in the operation of Read diode reflection amplifiers. This is due to the
drastic change of the diode negative resistance as a function of the input
drive level. To circumvent this problem, a Schottky barrier diode detector
and an MIC directional coupler can be conveniently located at the output of
the preamplifier to detect the incoming rf signal and provide a video signal
to the voltage regulator for tailoring the supply voltage to the Read diode
85
stages as a function of rf input signal and to avoid spurious oscillation when
the rf input signal drops below a certain level. Figure 41 shows this method
schematically. A microstrip directional coupler-detector-assembly, as shown
within the dashed line in Figure k\, was fabricated. The directional coupler
is located on the input arm of the isolator to be inserted between the preampli-
fier and the power amplifier module. In this arrangement, an additional degree
of isolation can be achieved between the detector and the power amplifier for
discrimination against the signal leaking from the self-oscillating Read stages
with no rf inputs.
Figure k2 is a schematic diagram of a power supply squelch circuit
that can be used to remove the dc power to the Read diode stages if the output
power level from the preamplifier drops a predetermined amount as determined by
the reference setting of the voltage comparator. In Figure k2 a comparator
and a power transistor switch are used to perform the required function. Both
the microstrip directional coupler-detector-isolator assembly and the power
supply squelch circuit have been incorporated into the Phase II breadboard
transmitter module, described later.
•
(3) Due to the highly nonlinear property of the Read diodes under large-
signal operating conditions, a third-order intermodulation level of -10 to
-11 dB is generally observed at output power saturation. No degradation of the
intermodulation product due to cascaded preamplifier/power amplifier combina-
tions has been observed when a preamplifier with minimum intermodulation
distortion is used.
(4) In an effort to maintain a constant gain when the ambient temperature
changes, a thermistor was utilized in the control circuit of the constant
voltage regulator to tailor the output voltage as the ambient temperature is
changed. A total voltage excursion of k to 5 V has been achieved with this
scheme for temperature compensation. This temperature compensation scheme was
used in the Phase II transmitter module described below.
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Figure 4-3 shows a photograph of the Phase II breadboard transmitter
module. To improve the stability margin at high output power level, a single-
stage output power amplifier was added. An isolator was used between the four-
stage power amplifier and the new final output stage. The microstrip isolator-
coupler-detector assembly was connected between the preamplifier and the power
amplifier. For the Phase II breadboard model, all the amplifier modules and
isolators were mounted on a flat plate for easy assembly and testing. The
dc/dc converter, voltage regulator, and bias networks were mounted inside the
top cover of the transmitter housing. This new module has essentially the
same volume as the Phase I module (991 cm ) described earlier.
Figure 44 shows the gain-frequency response of the Phase II module
at three input power levels: -35, -25, and -15 dBm. The power supply squelch
circuit has been adjusted to cut off the dc power to the Read stages when the
input rf signal drops below a certain level (~ -35 dBm) to prevent spurious
oscillation. Although the dynamic range of the amplifier w i l l be limited, the
stability margin is greatly improved. The module can be powered by an unregu-
lated supply voltage of 28 ± 1 V. At the highest input drive level of -15 dBm,
an output power of 2 W was obtained with 48 dB gain. Due to the unavailability
of suitable high-power, high-efficiency Read diodes near the end of the Phase
II program, lower power diodes were used for the Phase II breadboard model to
meet the delivery schedule. However, it was pointed out in Section II.C that
the low-high-low Read diode structure might offer a greater promise for future
work. Third-order intermodulation measurements performed on this module
indicate a level of -10 to -11 dB at the 2 W output level. Although no exten-
sive measurement of amplifier gain versus temperature was made, it is believed
that the thermistor compensation scheme described earlier can partially reduce
the temperature sensitivity of the amplifier gain. Although the output power
goal of 5 W was not reached for the Phase II model, it is important to note
that spurious-free operation was achieved for input power from ~ -35 dBm up to
a level corresponding to output power saturation. With diode yield improvement,
the general circuit techniques" can certainly be applied toward achieving the
5 W goal for any future work.
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SECTION IV
CONCLUSIONS
The goal of Contract No. NAS5-20894 was to develop a Ku-band solid state
transmitter. The following conclusions can be drawn with regard to the
achievement of the overall objective of the contract.
(1) Wideband (11 to 16 GHz) microstrip circulators can be constructed
that are suitable for use in reflection-type amplifiers using GaAs IMPATT and
Schottky-Read diodes (first Interim Report).
(2) A compact [ 5 x 3 x 1 . 5 cm (2x1.2x0.6 inch)] three-stage IMPATT
amplifier can be built in microwave integrated circuit form that will satisfy
the preamplifier requirements for the spacecraft transmitter. The major require-
ments are a gain of 36 dB, a bandwidth of 250 MHz, and a maximum dc input power
of 2.5 W.
(3) GaAs Schottky-Read diodes can be operated in a microstrip amplifier
circuit in the high-efficiency mode. Single-stage amplifiers utilizing double-
mesa Read diodes have produced an output power of 5.9 W with k dB gain at
22% efficiency over the frequency band of the transmitter.
(k) A compact [5.7 x 3 x 1.5 cm (2.25 x 1.2 x 0.6 inch)], four-stage Read
amplifier can be built in microwave integrated circuit form that will satisfy
the power amplifier requirements for the spacecraft transmitter. The major
requirements are a gain of 21 dB at maximum output power of 5 W, a bandwidth
of 250 MHz, and a maximum dc input power of 28 W.
(5) A preamplifier and a power amplifier can be cascaded to achieve an
overall gain of 56.5 dB over the frequency band of the transmitter at an output
power of 4.5 W. The program goal is 57 dB gain at 5 W output power.
(6) A dc power supply that operates off the available input voltage of
28 ± 1 V can be designed to meet the diode bias requirements and not exceed
the maximum available power limit of 50 W. A dc-to-dc converter was built
that supplied 5^ V with 7%> efficiency. Active bias circuits improved the sta-
bility of the high power amplifier stages.
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(7) A spacecraft transmitter module can be built that meets most of the
required specifications. A breadboard transmitter module having 3 W output
power with 55 dB gain over the required frequency band was delivered at the
end of Phase I. An improved breadboard model incorporating design changes
such as the inclusion of a power supply squelch circuit for unconditional
stable operation was delivered at the completion of the contract.
In spite of the above success, the yield of Read diodes suitable for the
output stages was low. An intensive investigation into the possible reasons
for the difficulty in fabricating suitable Ku-band Read diodes for microstrip
amplifier application has led to the following conclusion regarding future
diode work for spacecraft transmitter applications.
GaAs Read diodes designed with a high-low doping profile to operate at
Ku-band frequencies have not shown the high performance that has been obtained
at X-band frequencies. It is apparent that a lightly doped drift layer results
in efficient devices, but that these devices are difficult, if not impossible,
to utilize in common circuits at Ku-band frequencies. It has been shown that
a higher doping in the drift layer results in higher frequency devices.
Furthermore, a drift doping profile that is flat, with no gradient toward the
substrate, has been shown to be even more important at Ku-band than at X-band.
This necessitates a rapid transition in doping profile from the buffer layer
into the drift.
;
With increased drift layer doping, it would be desirable to increase the
high layer doping also, to maintain the large high-low ratio necessary for high
efficiency performance. However, the high-layer doping cannot be increased
without hound, since this enhances tunnel injection at the Schottky barrier
contact. The tunnel current retards the phase of the injected charge in the
device to a degree that competes with the potentially increased efficiency that
may be obtained by increasing the high-low ratio.
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Since the increased drift doping is required to maintain the high frequency
response, it is necessary to resort to a device structure that shortens the
length of the avalanche region while simultaneously reducing the magnitude of
the field strength at the Schottky barrier contact. This can be accomplished
by using a low-high-low structure. Previous work at X-band frequencies showed
approximately equal results from both high-low and low-high-low structures.
The experience gained in the previous work can be readily adapted to the growth
of low-high-low structures suitable for Ku-band devices. Several characteriza-
tion wafers have already been grown with the low-high-low profile so that a full
comparison of the two device types may soon be made at Ku-band.
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